Mailing address: Ming Ding, 7600 Wood Hollow Dr. APT 916, Austin, TX 78731, USA. Cell (512) 567-3273 Fax (512) 471-5907 E-mail <u>mingdingcn@gmail.com</u> <u>http://www.mingding.org/</u>

## **Ming Ding**

Summary	<ul> <li>Member of Technical Staff, Bandspeed, Austin (IEEE 802.11abg WiFi chipset design, Verilog, Assembly)</li> <li>DSP Engineer, Texas Instruments, Dallas (C, Assembly)</li> <li>Circuit Designer, Center for Wireless Communications (Verilog, SPW, FPGA)</li> <li>Ph. D. The University of Texas at Austin (Signal Processing, Telecommunications)</li> </ul>
Education	<ul> <li>The University of Texas at Austin, Austin, TX</li> <li>Ph.D. in Electrical Engineering, 8/2000 - 05/2004</li> <li>Dissertation: Channel Equalization to Achieve High Bit Rates in Discrete Multitone Modulation Systems</li> <li>Supervisor: Professor Brian L. Evans</li> </ul>
	National University of Singapore, Republic of Singapore
	M.ENG. in Electrical Engineering,12/1999
	Thesis: Time Domain Equalizer Design For DMT-ADSL Transceivers
	Supervisor: Professor Behrouz Farhang-Boroujeny
	Nankai University, Tianjin, P.R.China
	B.S. in Electronics Science, 06/1995
	Major: Electronics and Information System
Working Experience	Member of Technical Staff, Bandspeed, Austin, 06/2004-11/2005 • Development of BSP1000 802.11a,b,g 3-in-1 3 channel MAC/Baseband Processor for WLAN AP
	<ul> <li>Responsible for hardware and firmware implementation of special purpose signal processing units</li> <li>Add Interference mitigation and advanced RF monitoring capabilities to Baseband</li> </ul>
	processing <ul> <li>Assembly and Verilog coding under CVS control</li> </ul>
	System performance measurement with lab testing equipment
	Texas Instruments DSPS Center, Dallas, 05/2003-08/2003.
	<ul> <li>Development and Implementation of Bit Swap Algorithm on TI's AR7 ADSL2+ modem</li> </ul>
	C and Assembly Coding on TMSC6201 DSP under Clearcase Control
	Texas Instruments DSPS Center, Dallas, 05/2002-08/2002.

	<ul> <li>DSP Implementation of DMT-FDR structure on TI's AX5 ADSL modem</li> <li>C and Assembly Coding on TMSC6201 DSP under Clearcase Control</li> </ul>
	<ul> <li>Texas Instruments DSPS R&amp;D Center, Dallas, 06/2001-08/2001.</li> <li>Investigation of alternative equalization architectures for ADSL</li> </ul>
	<ul> <li>Development Engineer, Centre for Wireless Communications, National Univ. of Singapore, 04/1999-08/2000.</li> <li>Hardware prototyping of COFDM based digital audio broadcasting receiver, Schematic Design in SPW, Verilog HDL Coding, Synthesized for Xilinx Spartan II FPGA</li> <li>Receiver Algorithm Design of Blue-tooth FM Radio</li> </ul>
	RF Engineer, National Post & Telecomm. Industrial Co., Shanghai, PRC, 07/1995-07/1997
Patents	<ul> <li>Arthur John Redfern, Nirmal C. Warke and Ming Ding, ``Dual Path Equalization for Multicarrier Systems", TI-33662, filed by Texas Instruments, Oct 5, 2002, USA.</li> </ul>
Teaching Experience	Teaching Assistant, <u>EE306 Introduction to Computing</u> , Fall 2003. Teaching Assistant, <u>EE345S Real-Time Digital Signal Processing</u> <u>Laboratory</u> , Fall 2000.
Publications	Journal Papers: 6 published, 1 submitted Conference Papers: 8 published, copies available upon request
Professional Activities	<ul> <li>IEEE Student Member, Since 2000</li> <li>Reviewer, IEEE Journal of Selected Areas in Communications</li> <li>Reviewer, IEEE Trans on VLSI Systems</li> <li>Reviewer, IEEE Trans on Communications</li> <li>Reviewer, IEEE Trans on Signal Processing</li> </ul>
Honors	<ul> <li>National University of Singapore, Postgraduate Research Scholarship, 07/1997-04/1999</li> <li>Nankai University, Motorola Scholarship for academic excellence, 1995</li> <li>Nankai University, Third Class Fellowship for academic excellence, 1994</li> <li>Nankai University, Guanghua Fellowship for academic excellence, 1993</li> <li>Nankai University, First Class Fellowship for academic excellence, 1992</li> </ul>
Skills	Simulation Tools: SPW, MATLAB, Agilent Advanced Design System, UC Berkeley Ptolemy Software Development Tools: TI Code Composer Studio (C6201, C3000), Visual C++ Operating Systems: MS-DOS, UNIX, LINUX High-Level Languages: C, C++, Java, Fortran, Basic, Verilog HDL Hardware EDA tools: SUE, Modelsim, Xilinx FPGAEDA kit, Altera Quartus II Hardware Diagnostic Tools: oscilloscopes, logic analyzer, spectrum analyzer, network analyzer Hardware Verification: Debussy, Testbuilder